[TRANSLATION] translate DDCA.md and CS61C.md (#267)
* [TRANSLATION] translate DDCA.md * [TRANSLATION] translate CS61C.md * Update CS61C.en.md * Update DDCA.en.md
This commit is contained in:
parent
26ff56648f
commit
80a64c9a05
|
|
@ -0,0 +1,26 @@
|
|||
# CS61C: Great Ideas in Computer Architecture
|
||||
|
||||
## Descriptions
|
||||
|
||||
- Offered by: UC Berkeley
|
||||
- Prerequisites: CS61A, CS61B
|
||||
- Programming Languages: C
|
||||
- Difficulty: 🌟🌟🌟🌟
|
||||
- Class Hour: 100 hours
|
||||
|
||||
This is the last course in Berkeley's CS61 series, which dives into the internal of computer architecture and will make you understand how the C language is translated into RISC-V assembly language and executed on the CPU. Unlike [Nand2Tetris](https://github.com/PKUFlyingPig/cs-self-learning/blob/master/docs/%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/N2T.md), this course is much more difficult and more in-depth, covering pipelining, cache, virtual memory, and concurrency-related content.
|
||||
|
||||
The projects are very innovative and interesting. Project1 is a warmup assignment in C. In 2020Fall, you will implement the famous *Game of Life*. Project2 requires you to write a fully-connected neural network in RISC-V assembly to classify handwritten digits in MNIST dataset, which is a great exercise to write assembly code. In Project3, you will use Logisim, a digital circuit simulation software, to build a two-stage pipeline CPU from scratch and run RISC-V assembly code on it. In Project4 you will implement a toy version of Numpy, using OpenMP, SIMD, and other techniques to speed up matrix operations.
|
||||
|
||||
In a word, this is the best computer architecture course I have ever taken.
|
||||
|
||||
## Course Resources
|
||||
|
||||
- Course Website: <https://cs61c.org/su20/>
|
||||
- Recordings: [Youtube](https://www.youtube.com/playlist?list=PLDoI-XvXO0aqgoMQvogzmf7CKiSMSUS3M)
|
||||
- Textbook: None
|
||||
- Assignments: 11 Labs, 4 Projects, the course website has specific requirements
|
||||
|
||||
## Personal Resources
|
||||
|
||||
All the resources and assignments used by @PKUFlyingPig in this course are maintained in [PKUFlyingPig/- summer20 - GitHub](https://github.com/PKUFlyingPig/CS61C-summer20)
|
||||
|
|
@ -0,0 +1,21 @@
|
|||
# Digital Design and Computer Architecture
|
||||
|
||||
## Descriptions
|
||||
|
||||
- Offered by: ETH Zurich
|
||||
- Prerequisites: CS50 or same level course; Better have a basic knowledge of C
|
||||
- Programming Languages: C, Verilog, MIPS, LC3
|
||||
- Difficulty: 🌟🌟🌟
|
||||
- Class Hour: 100 hours
|
||||
|
||||
In this course, Onur Mutlu, a great expert in the field of Computer Architecture, will teach you about digital circuits and computer architecture. The course is entirely from the perspective of a computer designer, starting with transistors and logic gates and extending to microarchitecture, caches, and virtual memory. It also covers many of the latest research advances in the field of computer architecture. After learning, you will master digital circuits, hardware description language Verilog, MIPS instruction set, CPU design and performance analysis, pipelining, cache, virtual memory, and so on.
|
||||
|
||||
There are 9 labs in the course. You will use the Basys 3 FPGA board and [Vivado](https://china.xilinx.com/products/design-tools/vivado.html) to design and synthesize the circuits, starting from combinational and sequential circuits, and eventually assembly into a complete CPU. Except for assignment solutions, all the course materials are open source.
|
||||
|
||||
## Course Resources
|
||||
|
||||
- Course Website: <https://safari.ethz.ch/digitaltechnik/spring2020/>
|
||||
- Recordings: <https://www.youtube.com/playlist?list=PL5Q2soXY2Zi_FRrloMa2fUYWPGiZUBQo2>
|
||||
- Textbook1: Patt and Patel, Introduction to Computing Systems
|
||||
- Textbook2: Harris and Harris, Digital Design and Computer Architecture (MIPS Edition)
|
||||
- Assignments: refer to the course website
|
||||
Loading…
Reference in New Issue